

**UNITED STATES PATENT APPLICATION**

**MAGNETO-RESISTIVE MEMORY DEVICE**

**Todd C. Adelman**  
**4066 W. Quail Ridge Drive**  
**Boise, ID 83703**

**HP Docket No.: 200208967-1**

## MAGNETO-RESISTIVE MEMORY DEVICE

### BACKGROUND

[0001] Electronic systems have become a ubiquitous fixture in modern society. These electronic systems range from simple, hand-held calculators to more complex systems including computers, personal digital assistants (PDAs), embedded controllers and complex satellite imaging and communications systems. Many electronic systems include a microprocessor that performs one or more functions based on data provided to the microprocessor. This data is typically stored in a memory device of the electronic system such as a common dynamic random access memory (DRAM) device.

[0002] A DRAM typically includes an array of memory cells that store data as binary values, e.g., 1's and 0's. In a conventional DRAM, the data is stored by controlling the charge on capacitors in each cell of the DRAM. Data in the array is "randomly accessible" since a processor can retrieve data from any location in memory by providing the appropriate address to the memory device.

[0003] One problem with conventional DRAM is that the device is "volatile." This means that when power is turned off to the system using the DRAM, the data in the memory device is lost.

[0004] Non-volatile memory devices exist and are also in wide use today. One type of non-volatile memory is referred to as Flash memory. Flash memory is commonly used in many applications like cell phones, PDAs, and the like. Conventional Flash memory store data on "floating gates." When power is removed from the electronic system, the floating gates retain their current charge so that data is not lost when power is removed.

[0005] Conventional Flash technology is not without problems. One problem with Flash memory is the speed of operation. Flash memory is much slower than conventional DRAM. Conventional DRAM cells can write data in a few tens of nanoseconds whereas Flash cells can take at least a microsecond to write the same

data. Thus, Flash cells are hundreds of times slower than comparable DRAM cells. When millions of bits are being stored, this timing can produce significant delays. Further, Flash memory cells begin to break down much more quickly than DRAM cells.

[0006] Researchers have been working on developing a new non-volatile memory referred to as magneto-resistive random access memory (MRAM). Unlike conventional DRAM, which uses electrical cells (e.g., capacitors) to store data, MRAM uses magnetic cells. Because magnetic memory cells maintain their state even when power is removed, MRAM possesses a distinct advantage over electrical cells.

[0007] In one form of MRAM technology, two small magnetic layers separated by a thin insulating layer typically make up each memory cell, forming a tiny magnetic "sandwich." Each magnetic layer behaves like a tiny bar magnet, with a north pole and south pole, called a magnetic "moment." The moments of the two magnetic layers can be aligned either parallel (north poles pointing in the same direction) or antiparallel (north poles pointing in opposite directions) to each other. These two states correspond to the binary states — the 1's and 0's — of the memory. The memory writing process aligns the magnetic moments, while the memory reading process detects the alignment.

[0008] In MRAM technology, data is read from a memory cell by determining the orientation of the magnetic moments in the two layers of magnetic material in the cell. Passing a small electric current directly through the memory cell accomplishes this: when the moments are parallel, the resistance of the memory cell is smaller than when the moments are not parallel. Even though there is an insulating layer between the magnetic layers, the insulating layer is so thin that electrons can "tunnel" through the insulating layer from one magnetic layer to the other.

[0009] To write to an MRAM cell, currents pass through wires close to (but not connected to) the magnetic cell. Because any current through a wire generates a magnetic field, this field can change the direction of the magnetic moment of the magnetic material in the magnetic cell. The arrangement of the wires and cells is called a cross-point architecture: the magnetic junctions are set up along the

intersection points of a grid. Word lines run in parallel on one side of the magnetic cells. Bit lines runs on a side of the magnetic cells opposite the word lines. The bit lines are perpendicular to the set of word lines below. Like coordinates on a map, choosing one particular word line and one particular bit line uniquely specifies one of the memory cells. To write to a particular cell (bit), a current is passed through the word line and bit line that intersect at that particular cell. Only the cell at the crosspoint of the word line and the bit line sees the magnetic fields from both currents and changes state.

[0010] One difficulty with reading data from an MRAM cell is a small difference in resistance exists between the two logic states of the cell. In some cases, this small difference in resistance makes it difficult to reliably read data from the cell. Thus, there is a need in the art for an improved technique for reading data from an MRAM cell.

#### SUMMARY

[0011] The above mentioned problems with magneto-resistive memory devices and other problems are addressed by embodiments of the present invention and will be understood by reading and studying the following specification.

[0012] In one embodiment, a memory array for a magneto-resistive memory device is provided. The array includes a plurality of memory cells disposed in rows and columns in the memory array. Each memory cell is paired with another memory cell such that the pair of memory cells are driven to first and second, different states by the same signals. A sense point for reading data from a pair of memory cells is also provided. The sense point is located at a point with one of the memory cells of each pair on one side of the sense point and the other memory cell of each pair located on the other side of the sense point.

#### BRIEF DESCRIPTION OF THE DRAWINGS

[0013] Figure 1 is block diagram of a memory circuit that includes an array of complementary cells with a balanced sense scheme according to one embodiment of the present invention.

[0014] Figure 2 is top view of an array of complementary memory cells according to one embodiment of the present invention.

[0015] Figure 3 is a perspective view of a pair of complementary memory cells according to one embodiment of the present invention.

[0016] Figure 4 is a schematic representation of one row of memory cells in an array of complementary memory cells according to one embodiment of the present invention.

[0017] Figure 5 is a block diagram of a sense circuit for use with an array of complementary memory cells according to one embodiment of the present invention.

[0018] Figure 6 is a block diagram of an electronic system with a memory having an array of complementary cells according to one embodiment of the present invention.

[0019] Figure 7 is a top view of an alternate embodiment for the arrangement of the bit lines of a memory array.

#### DETAILED DESCRIPTION

[0020] In the following detailed description, reference is made to the accompanying drawings that form a part hereof, and in which is shown by way of illustration specific illustrative embodiments in which the invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized and that logical, mechanical and electrical changes may be made without departing from the spirit and scope of the present invention. The following detailed description is, therefore, not to be taken in a limiting sense.

[0021] Figure 1 is block diagram of a memory circuit or memory device, indicated generally at 100, that includes an array 102 of complementary cells with a balanced sense scheme according to one embodiment of the present invention. For purposes of this specification, the term "complementary cells" means that each bit of data is stored using two cells of array 102 by changing the state of each cell. In one embodiment, this change in state comprises changing the states of each cell in complementary or opposing directions. For example, when a first logic value is to be stored in array 102, the resistance of one cell is increased and the resistance of a complementary cell

is decreased thereby providing twice the change in resistance from the original states of the two cells. When a low logic value is to be stored, the resistance of each complementary cell is driven in the opposite direction. In one embodiment, the resistance is changed by changing the magnetic moment of the memory cells. In one embodiment, array 102 of Figure 1 is constructed as described below with respect to the embodiments of Figures 2-4.

**[0022]** Array 102 includes a plurality of magneto-resistive memory cells that are disposed in a plurality of rows and a plurality of columns. The memory cells of array 102 store each bit as complementary values on a pair of memory cells in array 102. In one embodiment, complementary cells are set to complementary values using the same signals to set each cell. Further, array 102 provides a “balanced” sense point for reading data from array 102. A “balanced” sense point is a point on a sense line that is between the complementary cells being read to produce an output for the array 102. In one embodiment, each row of the array includes one sense point located substantially at a midpoint of the row.

**[0023]** Memory circuit 100 provides random access to data stored in the complementary memory cells of array 102. Memory circuit 100 receives inputs and produces outputs in providing random access to data in array 102. On the input side, memory circuit 100 receives an ADDRESS signal at input 104. The ADDRESS signal identifies at least one selected memory cell in array 102 to be written to or read from. Further, memory circuit 100 also receives a DATA-IN signal at input 106. The DATA-IN signal includes data to be written to the identified cell(s) in array 102, when present.

**[0024]** Memory circuit 100 also includes row decoder 108 and column decoder 110. Row decoder 108 and column decoder 110 are also coupled to array 102. Row decoder 108 and column decoder 110 work together to provide access to the memory cell(s) in array 102 based on the ADDRESS signal received at input 104. Row decoder 108 and column decoder 110 include circuitry that provides signals to array 102 to store data in, and retrieve data from, the selected memory cell(s).

**[0025]** Memory circuit 100 also includes control circuit 116. Control circuit 116 is coupled to provide control signals to column decoder 110, row decoder 108 and to

sense circuit 112. Control circuit 116 provides appropriate control signals to control aspects of data storage and retrieval, e.g., timing and other signals. Control circuit 116 also is adapted to receive control signals, CONTROL INPUT, from a processor, e.g., processor 602 of Figure 6.

[0026] Memory circuit 100 includes sense circuit 112. Sense circuit 112 is coupled to array 102 and outputs data during a read operation. Sense circuit 112 is coupled to output port 114 as signal DATA OUT. In one embodiment, sense circuit 112 is constructed according one of the embodiments shown and described in co-pending Application Serial No. \_\_\_\_\_, filed on even date herewith, attorney docket no. 200208506-1 (the '506 Application). The '506 Application is incorporated herein by reference.

[0027] In operation, memory circuit 100 provides random access to a plurality of memory cells in array 102 for storage and retrieval of data. In a write operation, data is received at input 106, e.g., from a processor such as processor 602 of Figure 6, along with an address for storing the data at input 104. Row decoder 108 and column decoder 110 generate signals for array 102 to store the data in the location identified by the address. In one embodiment, the data is stored as complementary values on two, complementary memory cells in array 102 using the same signals to store both values. In reading data, memory circuit 100 receives the location of the requested data as an address at input 104. Row decoder 108 and column decoder 110 provide signals to array 102 to access the data. Sense circuit 112 senses the value of the data stored at the selected address based on the states of two, complementary memory cells. This value is provided at output 114. The DATA IN, DATA OUT and sometimes even the ADDRESS functions can be multiplexed onto the same lines.

[0028] Figure 2 is top view of an array of complementary memory cells, indicated generally at 200, according to one embodiment of the present invention. Array 200 includes a plurality of magneto-resistive memory cells 202 that are disposed to form a matrix with a plurality of rows and a plurality of columns. A bit line, e.g., bit line 204-1, passes adjacent to one side of each memory cell 202 in a given row of array 200. Similarly, a word line, e.g., word line 206-1, passes adjacent to memory cells in a given column of array 200. In one embodiment, word lines and bit lines are

disposed in planes on opposite sides of the memory cells. In other embodiments, the word lines and bit lines are disposed in planes on the same side of the memory cells. Thus, memory cells are disposed between word lines and bit lines at their intersections such that the bit lines and word line provide random access to the memory cells 202.

[0029] Memory cells 202 in array 200 are accessible in complementary pairs such that each value, e.g., bit, stored in array 200 is stored using two memory cells 202. In one embodiment, each of the memory cells 202 in a complementary pair are located on the same row of array 200 and are on opposite sides of a sense point labeled  $V_{\text{SENSE}}$  in Figure 2.

[0030] The bit lines of array 200 are represented by bit lines 204-1 and 204-2 in Figure 2. For sake of simplicity and clarity in Figure 2, only two bit lines are shown. It is understood, however, that in a given implementation of an array of memory cells, one bit line is used for each row of memory cells. It is further understood that any appropriate number of rows of memory cells can be included in array 200. Due to the common features of each bit line, only bit line 204-1 is described in detail. It is understood that the remaining bit lines are constructed and operate in a similar manner.

[0031] Bit line 204-1 is a serpentine bit line. Bit line 204-1 passes adjacent to memory cells 202 labeled as memory cells A1, B1, C1, D1, D2, C2, B2, and A2, respectively in array 200. With this nomenclature, memory cells in a complementary pair are identified with a common letter, e.g., A1 and A2 are a complementary pair, such that this row is shown to include 4 complementary pairs. Serpentine bit line 204-1 passes adjacent to each member of a complementary pair such that current flows in bit line 204-1 in substantially opposite directions at the two memory cells of the pair. For example, when current flows in bit line 204-1 from end 208 to end 210, current flows in the direction of arrow 212 at cell A1 and in the opposite direction as indicated by arrow 214 at cell A2. This layout of bit line 204-1 allows cells A1 and A2 to be set to opposite values using the same signal, e.g., the current applied to bit line 204-1 along with the associated current of word line 206-1.

[0032] In one embodiment, serpentine bit line 204-1 includes a plurality of first portions 216 that run parallel to the rows of array 202 and a plurality of second



portions 218 that run parallel to the columns of array 202. The second portions 218 are coupled to adjacent ones of the first portions 216 such that current in the serpentine bit line 204-1 flows in substantially opposite directions for adjacent memory cells in the row of the array 200. In another embodiment, illustrated in Figure 7, bit lines 204-1 include second portions 218 that include an angular offset with respect to the associated word lines. In this embodiment, the direction of the current in the serpentine bit line 204-1 flows in first and second, different directions for complementary memory cells such that the states of the complementary memory cells are changed in opposite directions by the same current applied to bit line 204-1.

[0033] Memory array 200 also includes a plurality of word lines represented by word lines 206-1, . . . , 206-4. As with the bit lines, an implementation of array 200 includes any appropriate number of word lines. Word line 206-1 is described in detail. Word line 206-1 passes adjacent to memory cells in two columns of array 200. Word line 206-1 includes a first portion 220 that passes adjacent to memory cells 202 in one column of array 200. Word line 206-1 includes a second portion 224 that passes adjacent to a second column of memory cells. Further, first and second portions 220 and 224 are interconnected by a third portion 222 to form a word line 206-1 that is substantially U-shaped. With this shape, current traveling from end 226 to end 228 of word line 206-1 passes in different directions in first and second portions 220 and 224. In one embodiment, the different directions are substantially opposite directions.

[0034] Memory array 200 also includes sense lines represented by sense lines 226-1 and 226-2. Memory array 200 includes one sense line per row of array 200. As shown in Figure 3, these sense lines interconnect the memory cells in the row and lie between the word lines and bit lines. The word lines, bit lines and portions of the sense lines between memory cells each are fabricated from conductive material.

[0035] In operation, array 200 provides random access for storage and retrieval of data in magneto-resistive memory cells. In a write operation, a pair of memory cells is selected based on an address provided with the data to receive the data. The data, e.g., either binary 1 or 0, is written as complementary values to the memory cells by providing an appropriate current signal to the word line and the bit line that intersect

at the memory cells targeted for storing the data. By providing the appropriate currents on the bit and word lines, the magnetic moment of the associated memory cells are set to the correct orientation. For example, a data value of 1 is stored in memory cells A1 and A2 by providing a current on word line 206-1 and a current on bit line 204-1. The effective resistance of memory cells A1 and A2 are driven in opposite directions under the influence of these currents since the currents passing memory cell A1 in word line 206-1 and bit line 204-1 are substantially opposite to the directions of the currents in word line 206-1 and bit line 204-1, respectively, when passing memory cell A2.

[0036] When reading data, a current is passed through a sense line associated with the memory cells storing the desired data. For example, when the data stored in memory cells A1 and A2 is to be read, a current is passed through sense line 226-1. The value of the data is determined based on the voltage at sense point  $V_{\text{SENSE}}$ . As shown in Figure 4, each memory cell acts as a resistive component in a chain of resistors. Thus, the row of memory cells functions as a voltage divider at the sense point  $V_{\text{SENSE}}$ . The value stored in the memory cells, e.g., cells A1 and A2, is determined based on the voltage read at the sense point  $V_{\text{SENSE}}$ . For example, when A1 and A2 store a high logic value, the resistance of cell A1 is increased and the resistance of cell A2 is decreased. Thus, the voltage at  $V_{\text{SENSE}}$  is reduced. This reduced voltage indicates a high logic value is stored in the cells. In other embodiments, a high logic value is reflected by an increase in the voltage level of  $V_{\text{SENSE}}$ . Figure 5 provides one example of a technique for reading data from the memory cells based on the output  $V_{\text{SENSE}}$ . Further, the '506 Application provides examples of circuitry used to read data from the memory cells.

[0037] Figure 3 is a perspective view of a portion of a memory array, indicated generally at 300, including pair of complementary memory cells 302 and 304 according to one embodiment of the present invention. Portions of the memory array 300 have been removed to show the structure and orientation of memory cells 302 and 304. Memory array 300 includes serpentine bit line 306 that passes adjacent to both memory cells 302 and 304. Further, array 300 also includes word line 308 that also passes adjacent to memory cells 302 and 304 on a side opposite to serpentine bit line

306. Memory cells 302 and 304 are interconnected with other memory cells (not shown) by sense line 310.

[0038] Each memory cell 302 and 304 includes three layers of material. Due to the similarities between memory cells, only memory cell 302 is described in detail. Memory cell 302 includes first and second magnetic layers 312 and 314, respectively, separated by an insulating layer 316. In one embodiment, the state of each memory cell is determined by setting the magnetic moment of one of layers 312 and 314. The other layer is maintained with a preset magnetic orientation. In other embodiments, the memory cells are constructed according to other known or later developed structures.

[0039] In operation, the state of memory cells 302 and 304 is set based on current signals provided on bit line 306 and word line 308. When data is written, currents passing through bit line 306 and word line 308 provide sufficient magnetic fields in the vicinity of memory cells 302 and 304 to set the magnetic moments of the cells to selected orientations. When set, the effective resistance of memory cells 302 and 304 are driven in different, e.g., substantially opposite, directions due to the orientation of the current flows in word line 308 and bit line 306 at the two memory cells. When reading data from memory cells 302 and 304, current is passed through the cells along the sense line 310 interconnecting the cells. A voltage is read at sense point  $V_{\text{SENSE}}$ .

[0040] Figure 5 is a block diagram of a sense circuit, indicated generally at 500, for use with an array of complementary memory cells according to one embodiment of the present invention. Sense circuit 500 includes input 501 that is adapted to receive an input from an array of memory cells, e.g., from sense point  $V_{\text{SENSE}}$  of a sense line of array 200 of Figure 2. Sense circuit 500 includes sample and hold circuit 502 and comparator 504. Input 501 is provided to both sample and hold circuit 502 and comparator 504. Further, sample and hold circuit 502 is coupled to another input of comparator 504. Comparator 504 provides an output for sense circuit 500.

[0041] In operation, sense circuit 500 uses a destructive read operation to read the value represented by a pair of complementary cells. The read operation is accomplished in a two step process. First, the voltage at the sense point,  $V_{\text{SENSE}}$ , is read. This value is then stored while a known value is written to the complementary

cells. The cell is then read again. The value of the data stored in the complementary cells is determined based on whether the  $V_{\text{SENSE}}$  value changed due to the writing of the known data value. Once read, the original value is written back to the complementary cells.

[0042] The method thus begins with receiving a first value at input 501 from a sense point  $V_{\text{SENSE}}$  of an array. In one embodiment, this value corresponds to a set value for a pair of complementary cells in the associated array. This value is sampled and held in sample and hold circuit 502. A known data value is then written to the same complementary cells in the memory array. The value of  $V_{\text{SENSE}}$  is then provided to input 501 and compared with the previous value by comparator 504. Based on the output of this comparison, the value of the data in the complementary cells is determined. For example, if the sampled value in sample and hold circuit 502 is the same as the subsequent value after writing a known value to the complementary cells, then it is determined that the data written to the memory cell for the second read is the same as the originally stored value. If, however, the comparator indicates a difference in the two read values, then the value stored in the memory cells is the opposite of the value written to the cells for the second read.

[0043] Figure 6 is a block diagram of an electronic system, indicated generally at 600, with a magneto-resistive random access memory (MRAM) 604 having an array of complementary cells and balanced sense according to one embodiment of the present invention. In one embodiment, memory 604 is constructed as described above with respect to one or more of Figures 1-5. System 600 also includes processor 602, and input/output 606. Processor 602 comprises, for example, a microprocessor, a microcontroller, a controller, a programmable logic device, an application specific integrated circuit (ASIC) or other appropriate circuit for controlling the operation of system 600. Input/output device 606 includes, for example, a keyboard, mouse, touch screen, monitor, keypad, or other appropriate device for providing data to a user or receiving data from a user of system 600. Processor 602, memory 604 and input/output device 606 are coupled together, for example, over bus 608. Processor 602 is operable to execute instructions stored in memory 604. Further, processor 602 provides selected control signals to memory device 604 over bus 608 to control the

operation of memory 604, e.g., control signals used in the storage and retrieval of data from memory 604.

**[0044]** Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement, which is calculated to achieve the same purpose, may be substituted for the specific embodiment shown. This application is intended to cover any adaptations or variations of the embodiments of the present invention described herein.